Graphene technology has made great strides since the material was isolated more than a decade ago. However, despite improvements in growth quality and numerous "hero" devices, challenges of uniformity remain, restricting large-scale development of graphene-based technologies. Here we investigate and reduce the variability of graphene transistors by studying the effects of contact metals (with and without Ti layer), resist, and yttrium (Y) sacrificial layers during the fabrication of hundreds of devices. We find that with optical photolithography, residual resist and process contamination is unavoidable, ultimately limiting device performance and yield. However, using Y sacrificial layers to isolate the graphene from processing conditions improves the yield (from 73% to 97%), average device performance (three-fold increase of mobility, 58% lower contact resistance), and the device-to-device variability (standard deviation of Dirac voltage reduced by 20%). In contrast to other sacrificial layer techniques, removal of the Y sacrificial layer with HCl does not harm surrounding materials, simplifying large-scale graphene fabrication.
Since the first experimental demonstration of monolayer graphene in 2004, 1 academic and industrial research labs have extensively explored applications that leverage the unique electrical, mechanical, and thermal properties of this material. To date, these efforts have yielded promising results for high-sensitivity chemical sensors, 2 transparent and flexible electronics, 3 and analog circuits. 4 Rapid advances in large-scale production of graphene via chemical vapor deposition (CVD) have also accelerated the development and mass-production of graphene towards practical applications.
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While unique physical properties motivate research in graphene electronics, device yield and spatial variability will ultimately dictate industrial impact. To this end, many works have focused on improving quality and cost of large-scale CVD graphene growth and transfers, 6, 7 but fewer have attempted to quantify and reduce the detrimental effects of subsequent device fabrication, which may lead to inconsistencies in reported results. Optical photolithography-critical for large-scale fabrication-is particularly problematic as photoresist (PR) residues on the graphene surface negatively impact device performance. 8 Additionally, post-fabrication residue removal methods, such as non-selective physical etches with CO2, 9 are difficult to reproduce in a controlled manner and may damage graphene by inducing tears and wrinkles.
In contrast to post-fabrication cleaning methods, modifying and optimizing a process flow to protect graphene from its interaction with PR is a more suitable approach. The semiconductor industry has employed native SiO2 as a sacrificial protection layer for Si during integrated circuit fabrication. However, since graphene has no equivalent native oxide, thin aluminum (Al) and titanium (Ti) layers have been introduced as sacrificial layers. 10, 11, 12 Subsequent removal is nontrivial, and can affect graphene and surrounding materials (i.e. substrates, insulators, PR) during fabrication. For example, Al removal via AZ422 developer 12 lengthens resist development times, potentially leading to overdevelopment and reduced yield of small features. For Ti removal, 10 hydrofluoric (HF) acid was utilized. However, HF can etch underneath the graphene and delaminate devices from the substrate, lowering device yield on oxide substrates such as SiO2.
In this work, we introduce the use of yttrium (Y) sacrificial layers to protect graphene. Y is an ideal material for this purpose, as it (1) readily forms a sub-stoichiometric oxide that does not degrade electrical transport 13 and (2) is etched in hydrochloric acid (HCl), which is safe for both SiO2
and PR. The latter point greatly simplifies fabrication, resulting in higher device yield and differentiates the Y-sacrificial method from existing alternatives. We fabricate and measure hundreds of devices, employing transport models and materials analysis to physically quantify the cause of fabrication-induced degradation. We then introduce the use of Y-sacrificial layers to alleviate degradation, reduce variability, increase performance (three-fold intrinsic mobility improvement and 58% decrease in contact resistance), and improve our device yield up to 97%. Fig. 1(b) ]. The Y-coated samples are not metallic, indicating that the Y film is oxidized upon exposure to air after deposition.
To characterize the effects of process conditions on device quality, we fabricate back-gated graphene field-effect transistors (GFETs) using ultraviolet (UV) photolithography, as shown in Fig. 1 (c-h). During Y deposition, a glass slide raised by silicon spacers shields half of each sample to yield control regions where the graphene and subsequent devices are fully exposed to process conditions. This approach leads to two types of devices, as shown in Fig. 1 (e), "bare" GFETs with potential PR residue and/or processing damage in the channel and under the contacts, and "Y protected" devices.
We also repeat GFET fabrication (with and without Y protection) using pure palladium (Pd) con- the total carrier concentration which depends on VBG (reaching a minimum at n + p = 2n0 when VBG = V0, the charge neutrality point). 17, 18 We note that n0 = [(n * /2) 2 + nth 2 ] 1/2 , where n * is the carrier puddle density generated by ionized impurities, and nth are the thermally-generated carriers. 17, 18 Thus, at a given temperature, lower n0 means lower graphene impurity density. RC follows a transfer-length method (TLM) model, 17 and both it and the mobility are listed at a carrier density of 5×10 12 cm -2 in the remainder of this work. Rseries = 12 Ω is our total parasitic pad, lead, and cable resistance.
Figure 3(a) shows much improved transport in Y-protected samples due to cleaner metal-graphene contact interfaces. Devices exhibit electron-hole asymmetry due to use of large metal workfunction contacts, which increases contact resistance for electrons and leads to lower current at posi-tive VBG -V0. 19 Figure 3(b) reveals that the Y-sacrificial process decreases the estimated puddle carrier density n * from 4.6×10 11 to 2.2×10 11 cm -2 , which is indicative of a cleaner graphene surface. In fact, the puddle carrier density of the Y-protected CVD graphene samples is comparable to that of previous studies on exfoliated graphene on SiO2. 17, 18 This is an important device metric, as it sets a limit on the minimum GFET current, and therefore on the maximum achievable on/off current ratio.
In the ideal case of impurity-free graphene, the minimum carrier density would be given by thermally-generated carriers, 2n0 = 2nth ≈ 1.6×10 11 cm -2 at 300 K. 18 (Thus, an on/off ratio >100 could be achieved in ultra-clean GFETs at room temperature, depending on contact resistance and assuming >10 13 cm -2 maximum carrier density achieved via strong gating. To date, the highest GFET on/off ratios we are aware of are ~24 at 300 K and ~35 at 250 K, for graphene samples encapsulated by h-
In addition, show that average RC and μ improve by factors of ~2.5x and ~3x respectively (RC decreases from 4.67 to 1.92 kΩ μm while μ increases from ~1200 to ~3100 cm 2 V -1 s -1 ).
While these values are for holes, similar improvements in RC and μ are also observed for electron transport (Supplementary Figure S7) . Table I summarizes the electrical properties and yield of 227 measured devices using atmospheric-pressure CVD graphene, which includes those fabricated with pure-Pd contacts and using PMGI lift-off resist as well. We use a conservative definition of yield, i.e.
the percentage of devices with a well-defined, single charge neutrality point (CNP) V0 and on/off ratio > 3, where on-current is measured at maximum negative gate bias (VBG = -30 V) and off-current is measured at the CNP. This expresses the yield in terms of electrically "well-behaved" devices, which is a better indicator of useful devices than simply the proportion of electrically active devices.
When comparing the device splits processed without the Y-protective layer (Table 1, LOL2000 resist and Ti/Pd contacts vs. PMGI resist and Pd contacts), only yield improves as the number of devices with single CNP increases for the PMGI process. Since multiple CNPs signify the presence of charged interface traps, 21 the improvement in yield is indicative of cleaner graphene interfaces with use of PMGI vs. LOL2000, where the contrast-enhancing dye may leave surface residue. However, despite a more ideal metal-graphene interface with Pd-only contacts, the lack of average device performance improvement suggests another mechanism is suppressing device performance. The hypothesis is supported by analyzing the Y-sacrificial layer devices, which exhibit both mobility, impurity density, and contact resistance improvement over "bare" devices, regardless of metal and/or resist used ( Table 1 ). This indicates that process-induced contamination ultimately limits the performance of graphene devices, and attempts to reduce residue are insufficient. In other words, graphene must be fully shielded from fabrication conditions in order to obtain optimal device performance.
To demonstrate the wide applicability of our approach, we fabricate and measure additional devices using graphene from various academic and commercial sources (our atmospheric vs. low-pressure CVD growth vs. Graphene Supermarket, see details in Supplement). The extracted average values of mobility, contact resistance and carrier puddle density (Supplementary Table S1 Given that our test devices are using 90 nm SiO2 as the back-gate dielectric, the equivalent V0 for 1 nm thin SiO2 would be 0.01 ± 0.028 V, very close to the true charge neutrality, signifying that the Ysacrificial layer technique does not induce additional doping.
The impact of process-induced contamination on large-scale GFET fabrication is also evident from the measured on/off ratios of the subset of atmospheric-pressure derived graphene devices, as shown in Fig. 4(a) . Regardless of PR stack or contact metal, bare devices (without a Y-sacrificial layer) have higher RC due to process-induced contamination, yielding lower on/off ratio at shorter channel lengths as RC begins to dominate. This problem is alleviated with use of Y-sacrificial layers, which enable cleaner contacts and preserve the on/off ratio down to the shortest channel lengths used in this study (L = 3 μm). In Fig. 4(b) we also quantify a simple analog device metric, the maximum ratio of transconductance to current max(gm/ID), extracted from ID vs. VBG sweeps. The Y-sacrificial layers improve average max(gm/ID) by ~60%, reflecting an improvement in channel quality as the max(gm/ID) is obtained at biases near V0, where the channel dominates device transport. Since the oxide is the same for both types of samples, the improvement is solely from the Y-sacrificial layer technique, reinforcing the notion that graphene must be protected from PR during processing to maximize device performance.
In summary, we introduced a simple and practical method to improve graphene device quality through the use of Y-protective layers during processing. 
CDF (a) (b) Figure 1 in the main text summarizes the subsequent process steps. After growth, graphene is transferred onto 90 nm SiO2 on p + Si (< 0.005 Ω⋅cm) by etching the Cu substrate in FeCl3, using a PMMA scaffold for support and applying a modified RCA cleaning process 1 to minimize wrinkles and impurities (i.e. Fe, Cl, Cu). As a control in our study, a glass slide raised by silicon spacers shields half of each sample from Y evaporation, creating samples with no sacrificial layer [ Fig.  1(b) ].
We then fabricate back-gated graphene field-effect transistors (GFETs) using UV photolithography to define contact and channel regions, HCl to etch the sacrificial Y layer (where necessary), and e-beam evaporation for metal deposition of contacts. We use two different types of PR bilayer stacks (0.2/1.2 μm LOL2000/Shipley 3612 and 0.2/1.2 μm PMGI/Shipley 3612) in order to assess impact on devices electrical performance, as described in the main text.
After PR exposure/development and Y etching (samples are immersed in a dilute 10:1 deionized (DI) water to HCl solution for 15 s, although the photoresist survives baths up to 180 s without affecting feature definition), we deposit 1.5/40 nm Ti/Pd via e-beam evaporation (~10 -7 Torr) as contact metal. A separate set of devices using 40 nm Pd without a Ti interfacial layer was fabricated to study the impact of interfacial Ti adhesion layers on contact resistance. After 1 hour liftoff in Remover PG, we proceed with photolithography for channel definition (length L = 3−10 µm and width W = 3−20 µm). Finally, Y is removed in open regions after resist development to expose the underlying graphene to a subsequent O2 plasma etch (100 SCCM O2, 150 mTorr, 250 W) for graphene removal and channel definition. Finally, all Y is removed prior to device measurements with a prolonged 60 second dilute HCl bath. Figure S2 . 20x optical images of initial graphene on SiO2 sample, after 5 and 10 nm Y deposition, and after baking on a hot plate in air at 110 °C for 1 minute. Although residue spots are present on all samples, the spots are present on the initial graphene and are therefore not a result of the Y deposition. The hot plate step induces irreversible cracks in the 10 nm Y film, which can also affect the underlying graphene, most likely as a result of rapid oxidation and mismatches in coefficient of thermal expansion. However, the thinner ~5 nm Y film is unaffected, and thus we suggest keeping Y films < 5 nm to prevent cracking. Additional measures, such as baking in an inert environment, must be taken if a thicker film is necessary to prevent damage to graphene. 
